Phase Synchronism Loops of Carrier and Data

Reis, António; Rocha, José Ferreira da; Gameiro, Atilio; Carvalho, José Pacheco de

http://hdl.handle.net/10400.6/7460

Use this identifier to reference this record.

Name:	Description:	Size:	Format:
Art_pub_Reis_ICIIEM2017_p240.pdf		317.66 KB	Adobe PDF	Download

Send Feedback

Authors

Reis, António

Rocha, José Ferreira da

Gameiro, Atilio

Carvalho, José Pacheco de

Abstract(s)

This work presents a Phase Lock Loop for Carrier Wave (CPLL) and a Phase Lock Loop for Data Bits (DPLL). Each one of these devices is constituted by a phase comparator, a loop gain, a low pass filter and a voltage controlled oscillator. The objective is to study these synchronizers and evaluate their performance in presence of noise. We measure the output jitter UIRMS (Unit Intervals Root Mean Square) versus input SNR (Signal Noise Ratio).