Data phase synchronizers of closed loop

Reis, António; Rocha, José Ferreira da; Gameiro, Atilio; Carvalho, José Pacheco de

http://hdl.handle.net/10400.6/7467

Use this identifier to reference this record.

Name:	Description:	Size:	Format:
Art_pub_Reis_WCE2018_pp257-260.pdf		775.25 KB	Adobe PDF	Download

Send Feedback

Authors

Reis, António

Rocha, José Ferreira da

Gameiro, Atilio

Carvalho, José Pacheco de

Abstract(s)

This work studies the data phase synchronizers of closed loop or data phase lock loop (DPLL). This synchronizer have all its blocks inside of the loop, for this reason it is called closed loop. The synchronizer is a loop with a phase comparator and VCO (Voltage Controlled Oscillator), that synchronizes the output feedback with the main input data. We consider four data synchronizers namely the analog, the hybrid, the combinational and the sequential. The objective is to study the four synchronizers and to evaluate their output jitter UIRMS (Unit Interval Root MeanSquare) versus input SNR (Signal to Noise Ratio).